This is an uncut silicon wafer containing Intel’s tri-gate transistor technology, the 22 nanometer microprocessor architecture used in Intel’s Ivy Bridge and Haswell CPU’s. The test structures on this wafer were designed by Uday Shah and Ravi Pillarisetty and provided a proof-of-concept to Intel that 3D tri-gate transistor technology was commercially viable. While the architecture was originally announced in 2002, Intel’s Ivy Bridge CPU’s didn’t hit the market until late 2011, a testimony to the highly intricate nature of microprocessor production.
The highly pure silicon wafer provides the substrate for transistors on the integrated circuits that make up microprocessors. The wiring circuity is imprinted on the silicon via a microscopic photolithography process. Intel’s tri-gate technology refers to the process of stacking a single logic gate on top of two vertical gates, creating conducting channels on three sides of a vertical fin structure, a three dimensional transistor that results in lower energy consumption and increased speed.
Our collection database is a work in progress. We may update this record based on further research and review. Learn more about our approach to sharing our collection online.
If you would like to know how you can use content on this page, see the Smithsonian's Terms of Use. If you need to request an image for publication or other use, please visit Rights and Reproductions.